Abstract: This paper studies the electromigration (EM) failure of interconnect structure and solder joint in a wafer level chip scale package (WL-CSP) based on atomic flux divergence (AFD) method. The impact of atomic density gradient (ADG) on the divergence of the atomic fluxes is investigated. The simulation results show that the traditional AFD method, which neglects the effect of atomic density gradient, can result in significant errors in predicting solder joint failures in a WL-CSP; while the AFD method with the consideration of the atomic density gradient has shown more reasonable results.
Introduction
Electromigration (EM) is a phenomenon of mass transport in metallisation structures when a high electrical current density is applied. It can cause progressive damage to metal interconnect in an integrated circuit (IC). Usually, voids nucleation near cathode side and hillock development near anode side during current stressing indicate a biased mass diffusion from cathode to anode. As the electronics industry continues to push for higher performance and miniaturisation, the demands of higher current densities increases. This may cause EM failures, not only in IC interconnects but also in solder bumps of IC packages.
In recent years, there are a lot of efforts attempting to predict the EM failure through modelling. Dalleau and Weide-Zaage (2001) provided a 3D EM modelling using the finite element analysis (FEA) based on the traditional atomic flux divergence (AFD) method. The migration driving forces they considered are the electron-wind force induced migration (EWM), the temperature gradient induced migration (TM) and the stress gradient induced migration (SM). Later on, there are other researches on the AFD method (Sasagawa et al., 2002; Sukharev and Zschech, 2004) . Tan et al. (2007) indicated that the traditional AFD formulation is not accurate in predicting void nucleation sites in a very thin film structure. Therefore, they proposed a modified AFD formulation by introducing a volume-averaged stress concept for investigating the void nucleation sites and the void growth process in copper dual damascene interconnects. In addition, Li et al. (2008) and Li and Basaran (2009) proposed a model for simulating the damage mechanics of EM and TM and their interaction. The governing equations utilised for the model include mass conservation, force equilibrium, heat transfer and electricity conduction.
In reality, the atomic mass transport is caused by a combination of interacting driving forces, which can generate voids at different locations. These driving forces are induced from different physical phenomena such as momentum exchange with current carriers (electron wind), temperature gradients, mechanical stress gradients, and atomic density gradient (ADG) (or more general, of the chemical potential) (Tan and Roy, 2006; Liu et al., 2010) . However, the traditional AFD method neglects the effect of the ADG. We need to find out what would be the impact on the fundamental mechanism of the EM if the ADG is neglected and how significant the effect of the ADG would be in both interconnects and solder joint system of a wafer level chip scale package (WL-CSP). In this paper, we will investigate the AFD method and the impact of the ADG on the divergences of the atomic fluxes. The comparison of results with and without considering the ADG is discussed in details.
AFD method
To simplify the problem, only the electron wind, temperature gradients and ADGs are considered in this work. Therefore, the atomic flux due to the three above driving forces can be expressed as following (Sukharev and Zschech, 2004) :
In the above, c is the normalised atomic density, c = N / N 0 , N is the current atomic density and N 0 is the initial (equilibrium state) atomic density; k is the Boltzmann's constant; e is the electronic charge; Z * is the effective charge which is determined experimentally; T is the absolute temperature; ρ is the resistivity which is calculated as ρ = ρ 0 (1 + α(T -T 0 )), where α is the temperature coefficient of the metallic material, ρ 0 is the resistivity at T 0 ; j is the current density vector; Q * is the heat of transport;
is the effective atom diffusivity, where E a is the activation energy, D 0 is the effective thermally activated diffusion coefficient.
From the atomic flux equation (1a) to equation (1c), the divergence of the respective atomic fluxes can be derived as
Based on the mass balance mechanism, the time dependent evolution equation of a local atomic density can be written as:
In conventional AFD method (Dalleau and Weide-Zaage, 2001; Tan et al., 2007) , the effect of ADG ∇c is neglected. Therefore, the divergences of atomic flux for EM and thermomigration can be expressed as below:
Without consideration of the ADG, the total atomic divergence equation (4c) consists of electron wind divergence and thermal migration divergence. Equation (3) can be solved by direct integral method. Recently, Liu et al. (2010) developed a method for prediction of voids in EM. This method solves the mass balance equation (3) for atomic density with blocking boundary condition based on the weighted residual finite element. The new method avoids directly solving the divergences of the atomic flux, which is very hard to get the solution by traditional method. Thus, after we get the atomic density distribution through the new method, then the divergences of atomic flux due to electron wind, temperature gradients and ADG by equation (2a) and equation (2c) can then be investigated easily.
AFD investigation, comparison and discussion

A wafer level interconnect structure
A standard wafer level electromigration accelerated test (SWEAT) structure (Dalleau, 2003) is selected for the examination (see Figure 1) . The aluminium alloy (with 1% Si) is 0.88 μm thick. The radius at the corner is 1 μm. The width of aluminium line is 2 μm. The length of the inner metal line of the structure is 10 μm. To simplify the model, the thickness of the silicon substrate is taken to be 5 μm. Due to the symmetry of the SWEAT, only a half of the structure is modelled. The material and EM parameters used in this paper are shown in Tables 1 and 2 , which are from Dalleau (2003) , Liu et al. (2010) and Jeon and Park (2004) . Electrical resistivity ρ Ω·m See Table 1 Because of the high processing temperature (about 400°C) during the interconnect fabrication, the SWEAT is considered to be stress-free at 400°C in the simulations. Figure 2 shows the temperature distribution and current density distribution at initial time under 14.8E + 10A/m 2 . From Figure 2 , due to Joule heat the maximum temperature occurs in the middle segment of the Al layer. Therefore, the effective atom diffusivity has large values in the middle segment where voids may be induced by EM. Figure 3 gives the normalised atomic density distribution of the SWEAT at different time. The blue colour indicates that the atomic density is less than 1 (for inducing Void) while the red colour means the atomic density is larger than 1 (for inducing Hillock). To study the impact of ADG on AFD, we calculated the divergences of atomic flux with and without considering ADG at time = 1E6 s, as shown in Figures 4 and 5, respectively. Generally, a positive AFD induces void and a negative AFD induces a hillock formation. The total divergence result (see Figure 5 ) agrees with the experiment [see Figure 6 from Dalleau (2003) ] when the electrons flow from cathode side to anode side as shown in Figure 1 . From Figures 4 to 5, it can be seen that the two results of atomic density divergence with and without considering the ADG have the similar distribution trends but different value ranges. For the case without considering the ADG, the maximum values of divergences are smaller. Gee et al. (2005) have done the EM test for lead-free solder joint in a WL-CSP structure. Components used in the system include: silicon chip, under bump metallurgy (UBM), aluminium trace, copper trace and solder bumps. The material of solder bumps is 95.5Sn4.0Ag0.5Cu. In this paper, the WL-CSP structure in reference (Gee et al., 2005) is selected for the modelling, which has 36 bumps with 500 μm pitch. The dimension of silicon chip is 1.6 mm × 1.6 mm × 0.5 mm. Solder bumps are 0.15 mm in diameter and 0.2 in height. The exterior 20 solder bumps are assumed to connect with each other in a daisy chain as shown in Figure 8 . For the symmetry of the structure, only quarter of the model is simulated. Sub-model technique is introduced to get the better response of the electronic migration. The global structure is modelled using relative coarse elements first. A refined thermal-electric coupled field sub-model and a refined thermal-mechanical sub-model with UBM (Al/Ni(V)/Cu) layer for stress analysis are then constructed as shown in Figure 9 . Their related thermal mechanical and electrical constants used in the simulation are taken from references (Chiang and Lee, 2006; Lai et al., 2007; Liu, et al., 2010) as listed in Table 3 . The EM parameters and ANAND parameters of 95.5Sn4.0Ag0.5Cu solder bumps are listed in Tables 4 and 5 respectively (Gan et al., 2002; Chiang and Lee, 2006; Basaran and Lin, 2007; Lai et al., 2007) . Figure 10 gives the electron flow direction in the model and electrical boundary condition in which the Al line is applied with constant current 1.7A at one end and 0 voltage is applied at the other end. The natural convection thermal boundary condition is applied with 17 W/m 2°C film coefficient and 50°C bulk temperature. The multi-physics simulation for the WL-CSP which couples electrical, thermal and structure couple analysis is performed first. Figure 11 shows the temperature and hydrostatic stress distribution of SnAgCu solder bump and Figure 12 shows temperature gradient and current density distribution. From the Figure 12(b) , it can be seen that the current crowding occurs at the contact interface between the solder bump and Al line at which a large portion of the electron enters the solder bump. The current density at the corner is approximately one order of magnitude higher than the average current density in solder bumps. The mass equilibrium equation of atomic density with applied boundary conditions is solved based on the output result of the WL-CSP multi-physics simulation. Figures 13 and 14 compare the divergences of atomic flux with and without considering the ADG at time = 5E5 s. In Figure 13 , the comparison of the AFD with and without considering the ADG is obtained for:
WL-CSP structure
1 electron wind migration only 2 electron wind and the thermal migration.
Without considering ADG, it shows the negative AFD (blue colour) at the upper left edge of the solder ball in (b) and (d) cases, which means the hillock nucleation will appear at the upper left edge of solder bump. This is quite different from the previous experimental test results by Gee et al. (2005) , as shown in Figure 15 . The void happened at this location due to the electron flowing from this location to the bottom of the solder. Thus, the prediction by the conventional AFD method is incorrect in the solder model. Dandu et al. (2010) noticed this problem using traditional AFD method. However, with the consideration of the ADG, the AFDs in (a) and (c) cases are positive at the upper left edge of the solder ball. This implies that the void generation may happen at this location, which basically agrees with the test results. Figure 14 shows the total AFD comparison with and without considering the ADG. The results with considering the ADG give the positive AFD at the upper left edge of the ball that matches the EM test results.
Figure 13
The AFD distribution of WL-CSP structure with and without considering ADG at time = 5E5 s (unit: 1/s), (a) div( ) 
(c) Figure 16 shows the comparison of AFD with and without considering ADG at a selected node 325 which is located at the upper left corner of the cross section of the solder ball in Figure 16 (a). Figure 16 
Conclusions
The effect of the ADG on the AFD in EM is investigated through the SWEAT and WL-CSP structures. It is found that the ADG has impact on the AFD values in the SWEAT structure but no clear impact on the divergence trends while it does have significant impact on the solder bump structure of WL-CSP. That is why we have seen in the past that the traditional AFD method, which neglects the effect of ADG, can still obtain reasonable trend agreement with EM test in the wafer level interconnect structure. However, neglecting the ADG will result in quite different AFD solutions in such a way that will induce the failure mechanism opposite to the EM test results. Such observations have been confirmed in solder bump systems of a WL-CSP. This paper does not include the stress migration. The impact of the stress migration with and without consideration of the ADG is more challenge which will be further discussed in another paper.
